A New Topology of Single Phase Inventive Multilevel Inverter Analysis of Matlab Simulation

N. Sundaramurthy\textsuperscript{1}\* and S. Rajalakshmi\textsuperscript{2}

\textsuperscript{1}Department of Physics, Annamalai University, Annamalai Nagar. Post Graduate and Research Department of Physics, Thiru Kolanjiappar Government Arts College, Vriddhachalam, 606001.

\textsuperscript{2}Department of Physics, University College of Engineering Panruti, Anna University.

ABSTRACT

Multilevel inverters have been developed to handle high power and high voltage in the flexible power systems. These inverters offer some inherent advantages over conventional 2-level inverters. High quality of the output voltage of the multilevel inverters is one of the most important advantages. Though the multilevel inverters hold attractive features, usage of more switches in the conventional configuration poses a limitation to its wide range application. The emphasis is on reducing the number of switches, which in turn reduces switching losses, and avoiding the capacitors, which may likely to cause voltage imbalance, and using less number of DC sources, which may increase additional isolation Transformer requirements, while designing a new prototype. A review has been done on the recently proposed topologies. A control strategy is proposed in this paper to minimize total harmonic distortion (THD). In this paper, a new topology of cascaded multilevel inverter using a least number of switches is designed with R&RL load for high voltage applications. The objective is to reduce the number of switches with minimum harmonic distortion to attain high voltage capability, harmonic filtering in power systems, etc. In short, the cascade inverter is much more efficient and suitable for utility applications than traditional multi-pulse and pulse width modulation (PWM) inverters. Two determinations have been presented here to show the comparison in THD values. The Validity of the analysis has been proved by simulation using MATLAB.

KEYWORDS: Multilevel inverter, Cascaded multilevel inverter, Full-bridge, H-bridge.

*Corresponding author:

Dr. N. Sundaramurthy

Post Graduate and Research Department of Physics,
Thiru Kolanjiappar Government Arts College,
Vriddhachalam, 606001. Tamil nadu-India.
Email:nagasundaramphys@gmail.com. Mobile:+91-9976994921.
INTRODUCTION:

Multilevel inverter technology is a very efficient alternative for medium-voltage and high-power applications because of its fruitful advantages. It can realize high voltage and high power output by using semiconductor switches without the use of transformer and dynamic voltage balance circuits. When the number of output levels increases, the harmonic content in the output voltage and current decreases. The basic concept of a multilevel inverter is to achieve high power by using a series of power semiconductor switches with several lower DC voltage sources to perform the power conversion by synthesizing a staircase voltage waveform. To obtain a low distortion output voltage nearly sinusoidal, a triggering signal should be generated to control the switching frequency of each power semiconductor switch. In the proposed study the triggering signals to multilevel inverter (MLI) are designed by using the Hysteresis current control technique. The well-established topologies of multilevel inverters include neutral point clamped (NPC), flying capacitor and Cascaded Multilevel Inverter (CMLI). These inverters have several advantages over the traditional inverters. The CMLI configuration has recently become very popular in high-power AC supplies and adjustable-speed drive applications. The CMLI is designed with a series of H-bridge (single-phase full bridge) inverter units.

This paper suggests a new topology for cascaded multilevel inverters with a high number of steps associated with a low number of switches switches. In addition, for producing all levels (odd and even) at the output voltage, three procedures for calculating the required dc voltage sources are proposed. Finally, the paper includes simulation results to prove the feasibility of the proposed multilevel inverter.

Cascaded multilevel inverter:

These are of full-bridge configuration with SDCS, which may be batteries, fuel cells or solar cells and are connected in series. Each FBI unit can generate a three level output: \( +V_{dc} \), 0 or \( -V_{dc} \) by connecting the DC source to the AC load by different combinations of the four switches of each FBI. Using the FBI as the example, turning on \( S_{11} \) and \( S_{41} \) yields \( +V_{dc} \) output. Turning on \( S_{21} \) and \( S_{31} \) yields \( -V_{dc} \) output.

Turning off all switches yields ‘0’ volts output. The AC output voltage at other FBIs can be obtained in the same manner. The number of voltage levels at the load generally defines the number of FBIs in cascade. The number of FBI units or DC sources \( N \) is \( (m-1)/2 \) where \( m \) is the sum of zero level and the number of positive and negative levels in MLI output. Each switching component turns on and off only once per cycle i.e. at the line frequency. The cascaded multilevel inverter consists of series connections of \( n \) full bridge topology. Fig.1 shows the configuration of cascaded multilevel inverter.
The output voltage of multilevel inverter is given by
\[ V_0 = V_{0,1} + V_{0,2} + \ldots + V_{0,n} \]

In symmetric MLI the number of full bridges (n) is given by
\[ N_{\text{step}} = 2N + 1 \]

**SUGGESTED TOPOLOGY:**

**Single Phase Full Bridge Inverter:**

From the fig. 2. Shows the single phase full bridge inverter with R load. In that fig. 2. there are four switches (SA, SB, SC, SD) connected across load with dc supply. During positive half cycle, SA and SB will turn on and other turn off. Then the load flows through it and produce \( +V_{dc} \). During negative half cycle, SC and SD will turn on and two turn off. Then the load produces \( -V_{dc} \). Then if all switches are on, there will be 0V produced.
Now the same full bridge inverter is connected with RL load with a power factor of 0.8(lag). The fig.3 shows the single phase full bridge inverter with RL load.

From the tabulation, the values are implemented in five level multilevel inverter, by using the below fig.4. Shows the five level multi level inverter with R load.
Five Level Multi Level Inverter:

From the fig.4, it contains (S1,S2,S3,S4 and SA,SB,SC,SD) has eight switches, connected with dc supply and load connected across it. The operations are during +vdc S1 & S4 and SA1 & SB1 turns on, others in turns off. During +2vdc S1 & S3 and SA1 & SB1 turns on while others in turns off. Similarly the negative cycle to be repeated vice versa respectively. Similar to resistive load, the inductive load is added with a power factor of 0.8(lag), the fig.5 shows the five level MLI with RL load respectively.

Design: From the given parameter value, find the current value, from the below given equation,

\[ P = VI \cos \phi \]

From the power triangle calculations,

\[ \cos \phi = \frac{R}{Z} \]

Then calculate the inductance value by using the formula

\[ X_L = 2\pi fL \]
Then to find the real & reactive power,
\[ P = VI \cos \phi \] and \[ Q = VI \sin \phi. \]

**MATLAB Simulation Results:**

From the fig.6 it shows the output voltage and current waveforms and their total harmonic distortion as 44.15%. now compare with RL load.

Now compare with five level multilevel inverters with R load.

From the fig.7 shows the full bridge inverter with RL load has been showed respectively. Now compare with five level multilevel inverters with R load. Fig.8 shows the output waveforms for R load.
Fig. 8: Typical Output Voltage And Current Wave Forms Of Five Level With R Load And Their FFT Spectrum.

Now compare with five level MLI with RL load with 0.8 pf, the output current waveforms will be like charging & discharging respectively from the fig.9

Fig. 9: Typical output voltage and current wave forms of five level with RL load and their FFT spectrum.

Now there is a comparison between single phase and five level multilevel inverter, when compared to five level inverter the THD value is less than that of single phase full bridge inverter. so when the number of level increases, the output voltage waveforms becomes a staircase, which approaches minimum harmonic distortion accordingly.

From the fig .6 and fig.8. can see the differences with the values get decreased when compared to 8 and 4 switches. The THD values also calculated theoretically, that also presented here to scope the variations in values.

<table>
<thead>
<tr>
<th>PRACTICAL THD VALUE (%)</th>
<th>THEORETICAL THD VALUE (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>R LOAD</td>
<td>R LOAD</td>
</tr>
<tr>
<td>[Single Phase Full Bridge Inverter]</td>
<td>44.15</td>
</tr>
<tr>
<td>[Five Level MLI]</td>
<td>26.33</td>
</tr>
</tbody>
</table>

Table.2. Comparison of THD values in single phase and five level multilevel inverter.
CONCLUSION:

A new configuration of cascaded multilevel inverter has been proposed. From the above simulation result, we can get a clear idea that, as the number of levels increases, the output voltage that can be spanned by summing multiple voltage levels also increases. MLIs have many attractive features like high voltage capability, reduced common mode voltages, near sinusoidal outputs, making the inverters suitable for high power applications. As the number of voltage levels increases, the harmonic content of the output voltage decreases significantly.

REFERENCES